

## 10-Channel 12-Bit DATA ACQUISITION SYSTEM

## FEATURES

- 3 SIMULTANEOUS SAMPLED CHANNELS
- 3 SYNCHRONIZED 12-BIT ADCs
- 6.6 $\mu \mathrm{s}$ THROUGHPUT RATE
- FULLY DIFFERENTIAL MUX INPUTS
- DIGITALLY SELECTABLE INPUT RANGES
- $\pm 5 \mathrm{~V}$ POWER SUPPLIES
- SERIAL DIGITAL INPUT/OUTPUTS
- 2 SIMULTANEOUS SAMPLED AUXILIARY CHANNELS
- DIRECT INTERFACE TO MOTOROLA'S DSP56004/7


## DESCRIPTION

The ADS7833 consists of three 12-bit analog-to-digital converters preceded by three simultaneously operating sample-hold amplifiers, and multiplexers for 10 differential inputs. The ADCs have simultaneous serial outputs for high speed data transfer and data processing.
The ADS7833 also offers a programmable gain amplifier with programmable gains of $1.0 \mathrm{~V} / \mathrm{V}, 1.25 \mathrm{~V} / \mathrm{V}$, $2.5 \mathrm{~V} / \mathrm{V}$, and $5.0 \mathrm{~V} / \mathrm{V}$. Channel selection and gain selection are selectable through the serial input control word. The high through put rate is maintained by simultaneously clocking in the 13-bit input control word for the next conversion while the present conversions are clocked out.
The part also contains an 8-bit digital-to-analog converter whose digital input is supplied as part of the input control word.

## APPLICATIONS

- ac motor speed controls
- THREE PHASE POWER CONTROL
- UNINTERRUPTABLE POWER SUPPLIES
- VIBRATION ANALYSIS
- PC DATA ACQUISITION
- MEDICAL INSTRUMENTATION



## SPECIFICATIONS

At $\mathrm{V}_{\mathrm{ANA}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ANA}_{-}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}-}=-5 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, using internal reference, $\mathrm{f}_{\mathrm{CLOCK}}=2.1 \mathrm{MHz}$.

## ANALOG-TO-DIGITAL CONVERTER CHANNELS

| PARAMETER | CONDITIONS | ADS7833N |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  | 12 |  |  | Bit |
| ANALOG INPUT <br> Full Scale Voltage, Differential <br> Common-Mode Voltage Impedance Capacitance | $\begin{aligned} \mathrm{G} & =1.0 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =1.25 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =2.5 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =5.0 \mathrm{~V} / \mathrm{V} \end{aligned}$ | $\pm 0.5$ | $\pm 2.5$ $\pm 2.0$ $\pm 1.0$ $\pm 0.5$ See Table VII $10^{12}$ 20 |  | V V V V V $\Omega$ pF |
| THROUGHPUT SPEED <br> Conversion Time Complete Cycle Throughput Rate | $\text { CLK }=2.1 \mathrm{MHz}$ <br> Acquire and Convert | 150 | 200 | $\begin{aligned} & 6.1 \\ & 6.6 \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{kHz} \end{gathered}$ |
| SAMPLING DYNAMICS <br> S/H Droop Rate <br> S/H Acquisition Time <br> S/H Aperture Delay <br> S/H Aperture Jitter <br> Sampling Skew, Channel-to-Channel |  |  | $\begin{gathered} 0.1 \\ 0.5 \\ 50 \\ 50 \\ 3 \end{gathered}$ |  | $\begin{gathered} \mu \mathrm{V} / \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{~ns} \\ \mathrm{ps} \\ \mathrm{~ns} \end{gathered}$ |
| DC ACCURACY <br> Integral Linearity - Synchronous <br> Differential Linearity - Synchronous <br> No Missing Codes <br> Integral Linearity - Asynchronous <br> Differential Linearity - Asynchronous <br> Full Scale Error <br> Full Scale Error Other Gains <br> Full Scale Error Drift <br> Zero Error - Synchronous <br> Zero Error - Asynchronous <br> Zero Error Drift | $\begin{aligned} & \mathrm{G}=1.0 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=1.0 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=2.5 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=1.0 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=1.0 \mathrm{~V} / \mathrm{V} \end{aligned}$ | 12 | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \\ & \\ & 0.5 \\ & 0.5 \\ & \\ & \pm 10 \\ & \pm 10 \\ & \pm 0.5 \\ & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ | $\begin{gathered} \pm 2 \\ \\ \pm 3 \\ \pm 3 \\ 2 \\ 4 \\ \pm 100 \\ \pm 100 \\ \pm 15 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \text { Bits } \\ \text { LSB } \\ \text { LSB } \\ \text { \% of FSR } \\ \text { \% of FSR } \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ \mathrm{LSB} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| AC ACCURACY <br> Total Harmonic Distortion $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz} \end{aligned}$ <br> CMR | $\mathrm{V}_{\mathrm{CM}}=1 \mathrm{~V}, \mathrm{f}_{\mathrm{CM}}=1 \mathrm{MHz}$ |  | $\begin{aligned} & 92 \\ & 72 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE <br> Internal Reference Voltage Internal Reference Accuracy Internal Reference Drift Internal Reference Source Current External Reference Voltage Range for Specified Linearity External Reference Current Drain |  | 2.25 | $\begin{gathered} 2.5 \\ \pm 0.25 \\ \pm 10 \\ 10 \\ 2.5 \\ \\ 10 \end{gathered}$ | 2.75 | $\begin{gathered} \mathrm{V} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL INPUTS Logic Levels $V_{\text {IL }}$ $V_{\text {IH }}$ I $_{\text {IL }}$ IIH $_{\text {Input Capacitance }}$ In | At All Digital Input Pins | $\begin{gathered} 0 \\ +3.5 \end{gathered}$ |  | $\begin{gathered} 1.5 \\ +5 \\ \pm 10 \\ \pm 10 \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL OUTPUTS <br> Data Format <br> Data Coding <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> Leakage Current <br> Output Capacitance | $\begin{gathered} I_{\text {SINK }}=1.6 \mathrm{~mA} \\ I_{\text {SOURCE }}=500 \mu \mathrm{~A} \end{gathered}$ <br> At All Digital Output Pins | $\begin{gathered} 0 \\ 4.2 \end{gathered}$ | $\begin{gathered} \text { 12-Bit Serial } \\ \text { BTC } \end{gathered}$ | $\begin{gathered} 0.4 \\ 5 \\ \pm 5 \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |

[^0]
## SPECIFICATIONS (CONT)

At $\mathrm{V}_{\mathrm{ANA}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ANA}-}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}_{-}}=-5 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, using internal reference, $\mathrm{f}_{\mathrm{CLOCK}}=2.1 \mathrm{MHz}$.

## ANALOG-TO-DIGITAL CONVERTER CHANNELS

| PARAMETER | CONDITIONS | ADS7833N |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLIES <br> $\mathrm{V}_{\text {ANA }+}$ <br> $\mathrm{V}_{\text {ANA- }}$ <br> $\mathrm{V}_{\mathrm{DIG}+}$ <br> $V_{\text {DIG- }}$ <br> $\mathrm{I}_{\mathrm{ANA}+}$ <br> $I_{\text {ANA- }}$ <br> $\mathrm{I}_{\mathrm{DIG}+}$ <br> IDG- <br> Power Dissipation | Specified Performance | $\begin{aligned} & +4.75 \\ & -4.75 \\ & +4.75 \\ & -4.75 \end{aligned}$ | $\begin{gathered} +5.0 \\ -5.0 \\ +5.0 \\ -5.0 \\ 15 \\ 8 \\ 3 \\ 1 \\ 125 \end{gathered}$ | $\begin{gathered} +5.25 \\ -5.25 \\ +5.25 \\ -5.25 \\ 25 \\ 10 \\ 5 \\ 2 \end{gathered}$ | V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE <br> Specified Performance Derated Performance Storage |  | $\begin{aligned} & -40 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## DIGITAL-TO-ANALOG CONVERTER

| PARAMETER | CONDITIONS | ADS7833N |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  | 8-Bits |  |  |  |
| Output Range |  | 0 |  | +2.5 | V |
| Output Settling Time | To 0.5LSB |  |  | 1 | $\mu \mathrm{s}$ |
| Linearity Error |  |  |  | $\pm 1$ | LSB |
| Differential Linearity |  |  |  | $\pm 1$ | LSB |
| Output Current |  | 200 |  |  |  |
| Offset Error |  |  | $\pm 1$ | 10 | mV |
| Full Scale Error |  |  |  | 2 | \% |

## ABSOLUTE MAXIMUM RATINGS

| Analog Input Voltage .................................................................. $\pm 25 \mathrm{~V}$ |  |
| :---: | :---: |
| Ground Voltage Difference: AGND and DGND | $\pm 0.3 \mathrm{~V}$ |
| Power Supply Voltages: |  |
| $\mathrm{V}_{\text {ANA }+}$ | ................... +7 V |
| $\mathrm{V}_{\text {ANA }}$ | -7V |
| $\mathrm{V}_{\text {DIG+ }}$ | $\ldots .+7 \mathrm{~V}$ |
| $\mathrm{V}_{\text {DIG }}$ | -7V |
| Digital Inputs | -0.3 V to $\mathrm{V}_{\mathrm{DIG}}+0.3 \mathrm{~V}$ |
| Maximum Junction Temperature | ................ $+165^{\circ} \mathrm{C}$ |
| Internal Power Dissipation | . 825 mW |
| Lead Temperature (soldering, 10s) | ...... $+300^{\circ} \mathrm{C}$ |

## CONVERSION AND DATA TIMING

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {conv }}$ | A/D Conversion Time | 6.6 | 4.0 |  | $\mu \mathrm{~s}$ |
| CLK | A/D Conversion Clock | 2.1 | 2.8 |  | MHz |
| $\mathrm{t}_{1}$ | Setup Time for Conversion <br> Before Rising Edge of Clock | 50 |  |  | ns |
| $\mathrm{t}_{2}$ | Hold Time for Conversion <br> After Rising Edge of Clock | 50 |  |  | ns |
|  | $\mathrm{t}_{3}$ | Setup Time for Serial Out |  |  | 25 |
| $\mathrm{t}_{4}$ | Setup Time for Serial Input | 30 |  |  | ns |
| $\mathrm{t}_{5}$ | Hold Time for Serial Input | 30 |  |  | ns |

## PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| ADS7833N | 68 Lead PLCC | 312 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATION



PIN DEFINITIONS

| PIN NO | NAME | TYPE ${ }^{(1)}$ | DESCRIPTION | PIN NO | NAME | TYPE(1) | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{3-4 \mathrm{~N}}$ | AI | Voltage Input, Channel 3, Mux I/P 4, Negative Side | $\begin{aligned} & 35 \\ & 36 \end{aligned}$ | $\mathrm{S}_{\text {OUT1 }}$ CLK | $\begin{gathered} \hline \text { DO } \\ \text { DI } \end{gathered}$ | Serial Digital Output, Channel 1 Clock for A/D Converters |
| 2 | $\mathrm{V}_{3-4 \mathrm{P}}$ | AI | Voltage Input, Channel 3, Mux IP 4, Positive Side | 37 | CONV | DI | Start A/D Converters. When CONV goes to "0" (low) the next rising edge of CLK starts the conversion. |
| 3 | $\mathrm{V}_{3-3 \mathrm{~N}}$ | AI | Voltage Input, Channel 3, Mux I/P 3, Negative Side | 38 | ASH | DI | Digital Control for Asynchronous Sample |
| 4 | $\mathrm{V}_{3-3 \mathrm{P}}$ | AI | Voltage Input, Channel 3, Mux I/P 3, Positive Side |  |  |  | Hold. If signal is "1" (high), signals are sampled. |
| 5 | $\mathrm{V}_{3-2 \mathrm{~N}}$ | AI | Voltage Input, Channel 3, Mux I/P 2, Negative Side | $\begin{aligned} & 39 \\ & 40 \end{aligned}$ | $\mathrm{SER}_{\text {IN }}$ BUSY | $\begin{aligned} & \text { DI } \\ & \text { DO } \end{aligned}$ | Serial Digital Input for Input Control Word A/D Converters Busy. Busy if signal is " 0 " (low). |
| 6 | $V_{3-2 P}$ | AI | Voltage Input, Channel 3, Mux I/P 2, Positive Side | 41 | DCLOCK | DO | A Delayed and Truncated Version of the CLK Signals. It is Delayed 50ns |
| $7$ | NC | Al | No Connection |  |  |  | from the CLK Signal and Stays Low |
| 8 | $V_{3-1 N}$ | AI | Voltage Input, Channel 3, Mux I/P 1, Negative Side | 42 | NC | - | after 13 DCLOCK Cycles. <br> No Connection |
| 9 | $\mathrm{V}_{3-1 \mathrm{P}}$ | AI | Voltage Input, Channel 3, Mux I/P 1, Positive Side | 43 44 | NC | - | No Connection |
| 10 | NC | - | No Connection | 45 | NC | - | No Connection |
| 11 | $\mathrm{V}_{2-1 \mathrm{~N}}$ | AI | Voltage Input, Channel 2, Mux I/P 1, Negative Side | $\begin{aligned} & 46 \\ & 47 \end{aligned}$ | NC | - | No Connection No Connection |
| 12 | $\mathrm{V}_{2-1 \mathrm{P}}$ | AI | Voltage Input, Channel 2, Mux I/P 1, Positive Side | 48 | NC | - | No Connection <br> No Connection |
| 13 | NC | - | No Connection | 50 | NC | - | No Connection |
| 14 | $\mathrm{V}_{2-2 \mathrm{~N}}$ | AI | Voltage Input, Channel 2, Mux I/P 2, Negative Side | $\begin{aligned} & 51 \\ & 52 \end{aligned}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{~V}_{1-3 \mathrm{P}} \end{gathered}$ | AI | No Connection <br> Voltage Input, Channel 1, Mux I/P 3, Positive Side |
| 15 | $\mathrm{V}_{2-2 \mathrm{P}}$ | AI | Voltage Input, Channel 2, Mux I/P 2, Positive Side | 53 | $\mathrm{V}_{1-3 \mathrm{~N}}$ | AI | Voltage Input, Channel 1, Mux I/P 3, Negative Side |
| 16 | NC | AI | No Connection Volta | 54 |  | - | No Connection |
| 17 | $\mathrm{V}_{2-3 \mathrm{~N}}$ | AI | Voltage Input, Channel 2, Mux I/P 3, Negative Side. | 55 | $\mathrm{V}_{1-2 \mathrm{P}}$ | AI | Voltage Input, Channel 1, Mux I/P 2, Positive Side |
| 18 | $\mathrm{V}_{2-3 \mathrm{P}}$ | AI | Voltage Input, Channel 2, Mux I/P 3, Positive Side | 56 | $\mathrm{V}_{1-2 \mathrm{~N}}$ | AI | Voltage Input, Channel 1, Mux I/P 2, Negative Side |
| 19 20 | NC NC | - | No Connection <br> No Connection | 57 | NC | - | No Connection |
| 21 | NC | _ | No Connection | 58 | $V_{1-1 \mathrm{P}}$ | AI | Voltage Input, Channel 1, Mux I/P 1, Positive Side |
| 22 | NC | - | No Connection |  |  |  | Voltage Input, Channel 1, Mux I/P 1 |
| 23 | NC | - | No Connection | 59 | $\mathrm{V}_{1-1 \mathrm{~N}}$ | AI | Voltage Input, Channel 1, Mux I/P 1, |
| 24 | NC | - | No Connection |  |  |  | Negative Side |
| 25 | NC | - | No Connection | 60 | NC | - | No Connection |
| 26 | NC | - | No Connection | 61 | NC | - | No Connection |
| 27 | TP1 | - | Test Point 1, Make No Connection | 62 | $\mathrm{A}_{\text {OUt }}$ | AO | Output of DAC |
| 28 | TP2 | - | Test Point 2, Make No Connection | 63 | CAP | AO | Decoupling Point for Internal Reference |
| 29 | $\mathrm{V}_{\text {DIG+ }}$ | P | Digital Supply Voltage, +5 V | 64 | REF ${ }_{\text {IN }}$ | AI | Input Pin for External Reference |
| 30 | DGND | P | Digital Supply Voltage, Ground | 65 | REF ${ }_{\text {GND }}$ | P | Ground Pin for External Reference |
| 31 | $\mathrm{V}_{\text {DIG- }}$ | P | Digital Supply Voltage, -5V | 66 | $\mathrm{V}_{\text {ANA- }}$ | P | Analog Supply Voltage, -5 V |
| 32 | NC | - | No Connection | 67 | AGND | P | Analog Supply Voltage, Ground |
| 33 | $\mathrm{S}_{\text {Out2 }}$ | DO | Serial Digital Output, Channel 2 | 68 | $\mathrm{V}_{\text {ANA }+}$ | P | Analog Supply Voltage, +5 V |
| 34 | Sout3 | DO | Serial Digital Output, Channel 3 |  |  |  |  |

NOTE: (1) AI is Analog Input, AO is Analog Output, DI is Digital Input, DO is Digital Output, P is Power Supply Connection.

## TYPICAL PERFORMANCE CURVES

At $\mathrm{V}_{\text {ANA }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {ANA }}=-5 \mathrm{~V}, \mathrm{~V}_{\text {DIG }+}=+5 \mathrm{~V}, \mathrm{~V}_{\text {DIG- }}=-5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, using internal reference, $\mathrm{f}_{\mathrm{CLOCK}}=2.1 \mathrm{MHz}$.







## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{V}_{\mathrm{ANA}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {ANA- }}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}_{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DIG}-}=-5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, using internal reference, $\mathrm{f}_{\mathrm{CLOCK}}=2.1 \mathrm{MHz}$.



## BASIC CIRCUIT CONFIGURATION



## FUNCTIONAL DESCRIPTION

(See Figure 1)

## ADCs AND PGAs

The ADS7833 contains three signal channels each with a 12-bit analog-to-digital converter output. The ADCs operate synchronously and their serial outputs occur simultaneously. (Table VI gives the analog input/digital output relation-
ships). The ADCs are preceded by programmable gain amplifiers. (Table II gives gain select information). For channels one and two, the PGAs are effective for all three analog inputs. For the third channel, only the $V_{3-1}$ input is gain changed by the PGA. Inputs $V_{3-2}, V_{3-3}$, and $V_{3-4}$ are connected to $\mathrm{ADC}_{3}$ at a fixed gain of $1 \mathrm{~V} / \mathrm{V}$ regardless of the Gain Select value.


FIGURE 1. Functional Diagram.

## SAMPLE HOLDS

The ADS7833 contains seven sample holds. Five of them ( $\mathrm{SH}_{1}$ through $\mathrm{SH}_{5}$ ) sample simultaneously and have their sample/hold timing internally synchronized. (The timing is shown in Figure 2).
Three of the sample holds $\left(\mathrm{SH}_{1}, \mathrm{SH}_{3}\right.$, and $\left.\mathrm{SH}_{5}\right)$ are connected to the input multiplexers so that they can provide simultaneous sampling for all of their channels inputs. In addition, $\mathrm{SH}_{2}$ and $\mathrm{SH}_{4}$ simultaneously sample the third input of their channels ( $\mathrm{V}_{1-3}$ and $\mathrm{V}_{2-3}$, respectively). This is useful in motor control applications where $\mathrm{V}_{1-2}$ and $\mathrm{V}_{1-3}$ are the quadrature inputs for one position sensor, and $\mathrm{V}_{2-2}$ and $\mathrm{V}_{2-3}$ are the quadrature inputs for a second position sensor (see Figure 6). In that application, it is desirable to sample
the quadrature inputs of a given position sensor at the same time (even though they are converted on successive conversion cycles) (see Table III), so that their values are captured at the same shaft position.
The ADS7833 also has the capability for limited asynchronous sampling. The sampling of $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$ is controlled asynchronously by the control signal ASH (see Table III). This allows two inputs each on channel 1 and channel 2 (see Table IV) to be sampled asynchronously from the timing of the other sample holds. This can be useful in motor control applications where the two inputs for each channel come from a position sensor and it is desired to sample based on position sensor timing rather than system clock timing.

## MULTIPLEXERS

The ADS7833 also contains several multiplexers that are used to select the desired analog inputs and connect the proper sample hold outputs to the PGAs and ADCs. The MUXs are driven by a decoder which receives its inputs from the Input Setup Register. (See Table III and Table IV for information on input channel selection). The input multiplexers can take full differential input signals (see Figure 3 and Table VII). The analog signals stay differential through the sample holds and the PGAs all the way to the inputs of the ADSs. This is done to provide the best possible high frequency noise rejection.

## INPUT SETUP

As the ADCs are converting and transmitted their serial digital data for one conversion cycle, a setup word is being received to be used for the next conversion cycle. The 13-bit word is supplied at the $\mathrm{SER}_{\text {IN }}$ pin (see Figure 1), and is stored in the buffered Input Setup Register. The Input Select and Gain Select portions of the word are decoded and determine the state of the multiplexers and PGAs (see CONFIGURABLE PARAMETERS section).

## DIGITAL-TO-ANALOG CONVERTER

An 8-bit DAC provides 256 output voltage levels from 0 V to 2.5 V (see Table V for input/output relationships). The DAC is controlled by the DAC Input portion of the input setup word. The DAC Input portion of the word is strobed into the DAC at the end of the conversion cycle (14th CLK pulse in Figure 2).

## VOLTAGE REFERENCE

The ADS7833 contains an internal 2.5 V voltage reference. It is available externally through an output buffer amplifier. If it is desired to use an external reference, one may be
connected at the $\mathrm{REF}_{\text {IN }}$ pins. This then overrides the internal 2.5 V reference, is connected to the ADCs and is available buffered at the CAP pin.

## OTHER DIGITAL INPUTS AND OUTPUTS

Sampling and conversion is controlled by the CONV input (see Figure 2). The ADS7833 is designed to operate from an external clock supplied at the CLK input. This allows the conversion to be done synchronously with system timing so that transient noise effects can be minimized. The CLK signal may run continuously or may be supplied only during convert sequences. The BUSY and DCLOCK signals are internally generated and are supplied to make interfaces with microprocessors easier (see Figures 2, 4, and 6).

## CONFIGURABLE PARAMETERS

Configurable parameters are:

- PGA Gain
- Input multiplexer and sample/hold selection
- DAC output voltage

Configuration information for these parameters is contained in the $\mathrm{SER}_{\text {IN }}$ word (See Figure 2). As one conversion is taking place, the configuration for the next conversion is being loaded into the buffered Input Setup Register via the $\mathrm{SER}_{\text {IN }}$ word. Table I shows information regarding these parameters.

| CLOCK POSITIONS ${ }^{(1)}$ | DESCRIPTION | FUNCTIONS |
| :---: | :---: | :---: |
| 2-9 | DAC Input $0_{0-7}$ | Sets DAC Output Voltage |
| 10-11 | Gain Select ${ }_{0-1}$ | Sets PGA Gains |
| 12-14 | Input Select $_{0-2}$ | Determines Multiplexers Conditions |
| NOTE: (1) See Figure 2. "Clock Pulse Reference No." |  |  |

TABLE I. Description of Configurable Parameters.


FIGURE 2. Timing Diagram.

## PGA GAIN

The PGA gain is determined by the Gain Select portion (bits 8 and 9) in the $\mathrm{SER}_{\text {IN }}$ word (see Figure 2). There is one gain input that sets the same gain for all three PGAs. The gain values and allowable full scale inputs are shown in Table II.
For channels one and two the PGAs set the gain for all three analog inputs. For the third channel, only the $V_{3-1}$ input is gain changed by the PGA. Inputs $V_{3-2}, V_{3-3}$ and $V_{3-4}$ are connected to $\mathrm{ADC}_{3}$ at a fixed gain of $1 \mathrm{~V} / \mathrm{V}$ regardless of the Gain Select value.

| GAIN <br> SELECT $_{\mathbf{0 - 1}}$ | GAIN <br> SETTING | FULL SCALE <br> INPUT |
| :--- | :---: | :---: |
| $0_{\mathrm{H}}$ | $5.0 \mathrm{~V} / \mathrm{V}$ | $\pm 0.5 \mathrm{~V}$ |
| $1_{\mathrm{H}}$ | $2.5 \mathrm{~V} / \mathrm{V}$ | $\pm 1.0 \mathrm{~V}$ |
| $2_{\mathrm{H}}$ | $1.25 \mathrm{~V} / \mathrm{V}$ | $\pm 2.0 \mathrm{~V}$ |
| $3_{\mathrm{H}}$ | $1.0 \mathrm{~V} / \mathrm{V}$ | $\pm 2.5 \mathrm{~V}$ |

TABLE II. Gain Select Information.

## INPUT MULTIPLEXER AND SAMPLE HOLD SELECTION

The Input Select portion of the $\mathrm{SER}_{\text {IN }}$ word (bits 10,11 and 12) (see Figure 2) are decoded and determine the open/closed condition of the multiplexer switches. This in turn determines which input signals are connected to the sample holds and which sample holds are connected to the PGAs/ADCs.

## INPUT SIGNALS FOR PGAs/ADCs

Table III shows the relationships between the value of Input Select $_{0-2}$ and the signals that are converted.

| INPUT SELECT ${ }_{0-2}$ |  | ANALOG SIGNAL CONNECTED TO PGA $_{x} /$ ADC $_{x}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | BINARY CODE |  |  |  |
|  |  | PGA $/$ / ${ }^{\text {dDC }}$ 1 | $\mathrm{PGA}_{2} / \mathrm{ADC}_{2}$ | $\mathrm{PGA}_{3} / \mathrm{ADC}_{2}$ |
| $0_{\text {H }}$ | 000 | Undefined | Undefined | $V_{3-4}$ |
| $1_{H}$ | 001 | $\mathrm{V}_{1-\mathrm{x}}$ via $\mathrm{SH}_{6}{ }^{(1)}$ | $\mathrm{V}_{2-\mathrm{x}}$ via $\mathrm{SH}_{7}{ }^{(1)}$ | $V_{3-4}$ |
| $2_{\text {H }}$ | 010 | $\mathrm{V}_{1-3}$ via $\mathrm{SH}_{1}$ | $\mathrm{V}_{2-3}$ via $\mathrm{SH}_{3}$ | $\mathrm{V}_{3-3}$ |
| $3_{H}$ | 011 | $\mathrm{V}_{1-3}$ via $\mathrm{SH}_{2}$ | $\mathrm{V}_{2-3}$ via $\mathrm{SH}_{4}$ | $V_{3-3}$ |
| $4_{H}$ | 100 | $V_{1-2}$ | $\mathrm{V}_{2-2}$ | $\mathrm{V}_{3-2}$ |
| $5_{\mathrm{H}}$ | 101 | $V_{1-2}$ | $\mathrm{V}_{2-2}$ | $\mathrm{V}_{3-2}$ |
| $6_{\text {H }}$ | 110 | $V_{1-2}$ | $\mathrm{V}_{2-2}$ | $\mathrm{V}_{3-2}$ |
| $7_{H}$ | 111 | $V_{1-1}$ | $\mathrm{V}_{2-1}$ | $\mathrm{V}_{3-1}$ |

TABLE III. Input Controls for Synchronous Sample Holds.

Input Select $=\mathbf{7}_{\mathbf{H}}-$ Synchronously sample and convert input signals $\mathrm{V}_{1-1}, \mathrm{~V}_{2-1}$, and $\mathrm{V}_{3-1}$.
Input Select $=\mathbf{4}_{\mathbf{H}}, \mathbf{5}_{\mathbf{H}}, \mathbf{6}_{\mathbf{H}}-$ Synchronously sample and convert input signals $\mathrm{V}_{1-2}, \mathrm{~V}_{2-2}$, and $\mathrm{V}_{3-2}$. These codes also cause $\mathrm{SH}_{2}$ and $\mathrm{SH}_{4}$ to sample their inputs. Values $4_{\mathrm{H}}, 5_{\mathrm{H}}, 6_{\mathrm{H}}$ have different effects on the inputs to $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$ (see Table IV).

Input Select $=\mathbf{3}_{\mathbf{H}}-$ Convert $\mathrm{V}_{1-3}$ via $\mathrm{SH}_{2}, \mathrm{~V}_{2-3}$ via $\mathrm{SH}_{4}$, and $\mathrm{V}_{3-3}\left(\mathrm{~V}_{1-3}\right.$ and $\mathrm{V}_{2-3}$ are from the value sampled in a preceding conversion cycle with Input Select $=4_{H}, 5_{H}$ or $6_{H}$ ).
Input Select $=\mathbf{2}_{\mathbf{H}}$ - Convert $\mathrm{V}_{1-3}$ via $\mathrm{SH}_{1}, \mathrm{~V}_{2-3}$ via $\mathrm{SH}_{3}$, and $\mathrm{V}_{3-3}\left(\mathrm{~V}_{1-3}\right.$ is sampled on $\mathrm{SH}_{2}$ in this conversion cycle).
Input Select $=\mathbf{1}_{\mathbf{H}}$-Input $\mathrm{V}_{3-4}$ is converted by $\mathrm{PGA}_{3} /$ $\mathrm{ADC}_{3}$. The output of the asynchronous sample holds, $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$, are converted by $\mathrm{PGA}_{1} / \mathrm{ADC}_{1}$ and $\mathrm{PGA}_{2} / \mathrm{ADC}_{2}$, respectively. Note that the inputs to $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$ are determined by previous Input Select values (see Table IV). Thus, to properly convert the output of one of the asynchronous sample holds it is first necessary to choose its input with a previous conversion cycle. Also, the output of $\mathrm{SH}_{6}$ or $\mathrm{SH}_{7}$ will only be converted if ASH goes low before the CONV command is received.
Input Select $=\mathbf{0}_{\mathbf{H}}-\mathrm{V}_{3-4}$ is converted by $\mathrm{PGA}_{3} / \mathrm{ADC}_{3}$. The inputs to $\mathrm{PGA}_{1} / \mathrm{ADC}_{1}$ and $\mathrm{PGA}_{2} / \mathrm{ADC}_{2}$ are undefined.

## CONVERSIONS FROM THE ASYNCHRONOUS SAMPLE HOLDS

Decoding the Input Select value also determines which inputs are applied to the two asynchronously controlled sample holds $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$. (See Table IV.) One of the three possible inputs is selected by the Input Select value being 4, 5 , or 6 .

The "No Effect" states indicate that these values of Input Select have no effect on the multiplexers at the input of $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}$. When one of the "No Effect" values of Input Select is presented, the multiplexers will not be changed (i.e., their condition is determined by the last 4,5 , or 6 value of Input Select that existed prior to the "No Effect" state).
Note that Input Select $=1_{\mathrm{H}}$ presents the output of $\mathrm{SH}_{6}$ and $\mathrm{SH}_{7}\left(1 \mathrm{ASH}_{\mathrm{X}}\right.$ and $\left.2 \mathrm{ASH}_{\mathrm{X}}\right)$ to $\mathrm{PGA}_{1} / \mathrm{ADC}_{1}$ and $\mathrm{PGA}_{2} / \mathrm{ADC}_{2}$, respectively (see Table III). Therefore, in order to properly convert the asynchronous sampled signals, it is first necessary to choose an input signal (Input Select equal 5 or 6 in Table IV) with one load/convert cycle and then convert the sample hold output (Input Select $=4$ in Table III) in a following conversion cycle.

| INPUT SELECT ${ }_{0-2}$ |  | ANALOG SIGNAL CONNECTED TO |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | BINARY |  |  |
|  | CODE | $\mathrm{SH}_{6}$ | $\mathrm{SH}_{7}$ |
| $\mathrm{O}_{\mathrm{H}}$ | 000 | No Effect | No Effect |
| $1_{H}$ | 001 | No Effect | No Effect |
| $2^{H}$ | 010 | No Effect | No Effect |
| 3 H | 011 | No Effect | No Effect |
| $4^{H}$ | 100 | Open | Open |
| $5_{\text {H }}$ | 101 | $\mathrm{V}_{1-3}$ | $\mathrm{V}_{2-3}$ |
| $6^{6}$ | 110 | $V_{1-2}$ | $\mathrm{V}_{1-2}$ |
| $7_{\text {H }}$ | 111 | No Effect | No Effect |

TABLE IV. Input Controls for Asynchronous Sample Holds.

## DAC OUTPUT VOLTAGE

The value of the DAC output voltage is determined by the DAC Input portion of the $\mathrm{SER}_{\text {IN }}$ word (bits 0 through 7-see Figure 2). The 8 -bit DAC has 256 possible output voltages from 0 V to +2.49 V . The value of 1 LSB is 0.0098 V .

## ANALOG-TO-DIGITAL CONVERTERS

## ARCHITECTURE

The ADCs are 12-bit, successive approximation types implemented with a switched capacitor circuitry.

## SPEED

The clock for the ADC conversion is supplied externally at the CLK pin. Maximum clock frequency for specified accuracy is 2.1 MHz . This results in a complete conversion cycle ( $\mathrm{S} / \mathrm{H}$ acquisition and $\mathrm{A} / \mathrm{D}$ conversion) of $6.6 \mu \mathrm{~s}$.

## INPUT/OUTPUT

The ADS7833 is designed for bipolar input voltages and uses a binary two's complement digital output code. A programmable gain function is associated with each ADC. This changes the full scale analog input range and the analog resolution of the converter. Details are shown in Table VI.

## DIFFERENTIAL AND COMMON-MODE INPUT VOLTAGES

The ADS7833 is designed with full differential signal paths all the way from the multiplexer inputs through to the input of the ADCs. This was done to provide superior high frequency noise rejection.

| DIGITAL INPUT <br> DAC INPUT $_{0-7}$ |  | ANALOG OUTPUT |
| :---: | :---: | :---: |
| HEX | BINARY <br> CODE |  |
| $00_{\mathrm{H}}$ | 00000000 |  |
| $01_{\mathrm{H}}$ | 00000001 |  |
| $\cdot$ | $\cdot$ | 0 V |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\mathrm{FF}_{\mathrm{H}}$ | 11111111 | $\cdot$ |

TABLE V. DAC Input/Output Relationships.

As is common with most differential input semiconductor devices, there are compound restrictions on the combination of differential and common-mode input voltages. This matter is made slightly more complicated by the fact that most of the analog inputs are capable of being affected by the programmable gain function. The possible differential and single ended configurations are shown in Figures 3a and 3b.
The maximum differential and common mode restrictions are shown in Table VII.

| GAIN SELECT CODE | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :---: | :---: | :---: | :---: |
| Gain | $5.0 \mathrm{~V} / \mathrm{V}$ | $2.5 \mathrm{~V} / \mathrm{V}$ | $1.25 \mathrm{~V} / \mathrm{V}$ | $1.0 \mathrm{~V} / \mathrm{V}$ |
| Full Scale Range <br> $\left(\mathrm{V}_{\mathrm{D}}\right.$ with $\left.\mathrm{V}_{\mathrm{CM}}=0\right)$ | $\pm 0.5 \mathrm{~V}$ | $\pm 1.0 \mathrm{~V}$ | $\pm 2.0 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ |
| Largest Positive <br> Common Mode <br> Voltage, $\mathrm{V}_{\mathrm{CM}^{+}}$ | +2.7 V | +2.4 V | +1.9 V | +1.6 V |
| Largest Negative <br> Common Mode <br> Voltage, $\mathrm{V}_{\mathrm{CM}^{-}}$$\quad-2.7 \mathrm{~V}$ | -2.4 V | -1.9 V | -1.6 V |  |

TABLE VII. Differential and Common Mode Voltage Restrictions.


FIGURE 3. (a) Differential Signal Source, and (b) Single Ended Signal Source.

| DESCRIPTION | ANALOG INPUT |  |  |  | DIGITAL OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN SELECT CODE | 0 | 1 | 2 | 3 |  |  |
| GAIN | $5 \mathrm{~V} / \mathrm{V}$ | $2.5 \mathrm{~V} / \mathrm{V}$ | $1.25 \mathrm{~V} / \mathrm{V}$ | $1.0 \mathrm{~V} / \mathrm{V}$ | BINARY TWO' | ENT FORMAT |
| FULL SCALE RANGE | $\pm 0.5 \mathrm{~V}$ | $\pm 1.0 \mathrm{~V}$ | $\pm 2.0 \mathrm{~V}$ | $\pm 2.5 \mathrm{~V}$ | HEX CODE | BINARY CODE |
| +Full Scale (FS -1LSB) One Bit above Mid-Scale Mid-Scale One Bit Below Mid-Scale -Full Scale | $\begin{gathered} +0.49976 \\ +0.244 \mathrm{mV} \\ 0 \mathrm{~V} \\ -0.244 \mathrm{~V} \\ -0.500 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline+0.9995 \mathrm{~V} \\ +0.488 \mathrm{mV} \\ 0 \mathrm{~V} \\ -0.488 \mathrm{mV} \\ -1.000 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline+1.999 \mathrm{~V} \\ +0.976 \mathrm{mV} \\ 0 \mathrm{~V} \\ -0.976 \mathrm{mV} \\ -2.000 \mathrm{~V} \end{gathered}$ | $\begin{gathered} +2.499 \\ +1.22 \mathrm{mV} \\ 0 \mathrm{~V} \\ -1.22 \mathrm{mV} \\ -2.500 \mathrm{~V} \end{gathered}$ | $7 \mathrm{FF}_{\mathrm{H}}$ <br> 001H <br> $000_{\mathrm{H}}$ <br> $\mathrm{FFF}_{\mathrm{H}}$ <br> $800_{\mathrm{H}}$ | 011111111111 <br> 000000000001 <br> 000000000000 <br> 111111111111 <br> 100000000000 |

NOTE: The programmable gain function applies to all three input channels for $\mathrm{ADC}_{1}$ and $\mathrm{ADC}_{2}$. However, the programmable gain function only applies to the first input $\left(\mathrm{V}_{3-1}\right)$ for $\mathrm{ADC}_{3}$. The other three inputs $\left(\mathrm{V}_{3-2}, \mathrm{~V}_{3-3}\right.$, and $\left.\mathrm{V}_{3-4}\right)$ are not affected by the GAIN SEL input. They operate at a fixed gain of $1 \mathrm{~V} / \mathrm{V}$ and thus have a fixed $\pm 2.5 \mathrm{~V}$ full scale input range.

TABLE VI. Analog Input - Digital Output Relationships.

## MICROPROCESSOR INTERFACE

The internal logic of the ADS7833 is designed for easy control and data interface with microprocessors. Figure 4 shows the interface for loading the input control word from the microprocessor data bus into the serial input of the ADS7833.

Table VIII provides a sample assembly code and Figure 4 shows the connection diagram for connecting an ADS7833 to the DSP56004N—or DSP56007 a Motorola Digital Signal Processor. This configuration allows for full control of the ADS7833 as well as receiving all three conversion results simultaneously. The start of conversion is generated by the DSP56004 as well as the sample time of the asynchronous sample/holds.


FIGURE 4. Microprocessor Interface for Motorola DSP56004/7.

While this is one of the most useful, the DSP56004/7 is flexible enough to allow various other configurations. These will free up the serial outputs for use with other serial peripherals, such as DACs.

## TYPICAL ISOLATED ANALOG INPUT

Figure 5 shows an ISO130 used to isolate the current measurement in a motor speed control application. This amplifier is well suited for this application because of its high transient immunity ( $10 \mathrm{kV} / \mu \mathrm{s}$ ). Its differential output feature is well suited to the differential input of the ADS7833. Keeping the signal transmission differential helps to preserve the high frequency noise rejection of the system.
A unique characteristic of the ISO130 is that it has a common mode output voltage of approximately 2.39 V . To accept this level of CMV, the ADS7833 must be operated at a gain of $5 \mathrm{~V} / \mathrm{V}( \pm 0.5 \mathrm{~V}$ full scale differential input). (See Figure 3 and Table VII). Since the ISO130 has a gain of 8V/V, the maximum value of $\mathrm{V}_{\text {SENSE }}$ is 62.5 mV . Thus, the value of $\mathrm{R}_{\text {SENSE }}$ is chosen to scale $\mathrm{V}_{\text {SENSE }}$ to this maximum value.

## POWER-UP INITIALIZATION

When power is applied to the ADS7833, two conversion cycles are required for initialization and valid digital data is transmitted on the third cycle.
The first conversion after power is applied is performed with indeterminate configuration values in the double buffer output of the Input Setup Register. The second conversion cycle loads the desired values into the register. The third conversion uses those values to perform proper conversions and output valid digital data from each of the ADCs.


TABLE VIII. Sample Code for Motorola DSP56004/7.


FIGURE 5. Typical Isolated Differential Analog Input.


FIGURE 6. Motor Control Application Using Position Sensors.


[^0]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

